Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Rimfaxe
vme_core
Commits
ecc2bcb0
Commit
ecc2bcb0
authored
Aug 20, 2020
by
Michael Munch
Browse files
Disable formal
parent
017d69f5
Pipeline
#26031
passed with stage
in 34 seconds
Changes
1
Pipelines
1
Show whitespace changes
Inline
Side-by-side
.gitlab-ci.yml
View file @
ecc2bcb0
...
...
@@ -6,10 +6,10 @@ vunit:
script
:
-
python3 run.py
formal
:
stage
:
build
image
:
ghdl/synth:formal
script
:
-
export PATH="/opt/z3/z3/bin:$PATH"
-
cd src
-
sby --yosys "yosys -m ghdl" -f vme_cli_arb.sby
#
formal:
#
stage: build
#
image: ghdl/synth:formal
#
script:
#
- export PATH="/opt/z3/z3/bin:$PATH"
#
- cd src
#
- sby --yosys "yosys -m ghdl" -f vme_cli_arb.sby
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment